So-ADE Unveils Debugger for Use with Verific Design Automation’s SystemVerilog, VHDL, UPF Parser Platforms